Document
type: Class

Continuant
type: Class

International Power Electronics Congress - CIEP
type: Document
type: Continuant
type: Entity
publication venue for: Design methodology for quadratic step-up dc-dc converters based on non-cascading structures
type: Journal
type: Collection
type: Thing
type: Generically Dependent Continuant
type: Information Content Entity
type: Periodical

Entity
type: Class

Generically Dependent Continuant
type: Class

RDF description of Design methodology for quadratic step-up dc-dc converters based on non-cascading structures - http://orbis.uaslp.mx/vivo/individual/scopus8262
rights: termsOfUse
date: 2026-08-28T03:53:20
publisher: vivo
type: Document

Article
type: Class

Design methodology for quadratic step-up dc-dc converters based on non-cascading structures
page start: 210
related by: authorship_52999
crisid: 8263
page end: 215
type: Thing
type: Conference Paper
type: Information Content Entity
volume: 2016-August
type: Generically Dependent Continuant
type: Document
has publication venue: International Power Electronics Congress - CIEP
EI dscopus: 2-s2.0-84984650460
type: Article
type: Continuant
most specific type: Document
date time value: conference paper date 8263
related by: authorship_53000
freetext keyword: dc-dc converters; design methodology; quadratic structures; step-up converters Electric inverters; Power converters; Power electronics; Continuous conduction mode; Design Methodology; Passive elements; Power processing; Quadratic structure; Semiconductor element; Step-up converter; Step-up dc-dc converters; DC-DC converters
abstract: This paper introduces a methodology to design quadratic step-up dc-dc converters based on the reduced redundant power processing principle. Here, it is included the expressions for the selection of passive elements, as well as, the expressions of average and maximum values of voltage and current useful to select properly the semiconductor elements. The aim of this paper is to develop a methodology for R2P2 converters under an operation in Continuous Conduction Mode. Simulations in Pspice verifies the results. © 2016 IEEE.
origen: scopus
type: Entity
doi: 10.1109/CIEP.2016.7530758
artnum: 7530758
estado: published
most specific type: Conference Paper
related by: authorship_52998

Information Content Entity
type: Class

Conference Paper
type: Class