Document
type: Class

Continuant
type: Class

Entity
type: Class

2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014
type: Entity
type: Generically Dependent Continuant
type: Document
type: Thing
type: Continuant
type: Information Content Entity
type: Proceedings
publication venue for: FPGA implementation of a reconfigurable image encryption system
type: Book

Generically Dependent Continuant
type: Class

RDF description of FPGA implementation of a reconfigurable image encryption system - http://orbis.uaslp.mx/vivo/individual/scopus7705
rights: termsOfUse
date: 2026-08-27T06:40:18
publisher: vivo
type: Document

Article
type: Class

FPGA implementation of a reconfigurable image encryption system
freetext keyword: cellular automata; Encryption; FPGA; Microblaze Algorithms; Cellular automata; Computer hardware; Field programmable gate arrays (FPGA); Hardware; Mobile security; Reconfigurable architectures; Reconfigurable hardware; Cryptographic algorithms; FPGA implementations; Hardware implementations; Microblaze; Reconfigurable images; Soft processor cores; Sparse matrix formats; Symmetric key algorithms; Cryptography
type: Thing
type: Document
most specific type: Document
type: Article
origen: scopus
estado: published
type: Continuant
type: Conference Paper
most specific type: Conference Paper
type: Generically Dependent Continuant
related by: authorship_49072
doi: 10.1109/ReConFig.2014.7032524
type: Information Content Entity
abstract: This paper presents the hardware implementation of a cryptographic algorithm using a matrix approach, named ESCA (encryption by synchronization of cellular automata). The ESCA system is a symmetric key algorithm, which is based on the rule-90 cellular automaton to implement all their components. In the hardware implementation of the ESCA system was used the soft processor core Microblaze in a Virtex-5 VC5VLX110T FPGA. With this embedded system we can have a reconfigurable encryption system that allows to the user select among different configurations without the need to program the FPGA every time. With the different options to configure the ESCA system, we may increase the security or have a customized system for a faster performance. With this implementation we carry out the encryption of grayscale and RGB color images. In addition, a sparse matrix format was implemented to reduce the latency, and to prove the security of the algorithm, different tests were applied exhibiting good results. © 2014 IEEE.
artnum: 7032524
EI dscopus: 2-s2.0-84946686290
related by: authorship_49073
type: Entity
crisid: 7706
date time value: conference paper date 7706
related by: authorship_49074
has publication venue: 2014 International Conference on Reconfigurable Computing and FPGAs, ReConFig 2014

Information Content Entity
type: Class

Conference Paper
type: Class