Real-time VLSI architecture for detection of moving object using wronskian determinant
Conference Paper
Overview
Research
Identity
Additional Document Info
View All
Overview
abstract
Several computer vision applications require reliable object detection. Traditionally detection algorithms have been implemented solely in software. Object detection in upcoming wireless visual sensors has a need of hardware implementation with requirements of low power and small area. This paper introduces a hardware implementation of a real-time change detector based on Wronskian Determinant. This detection algorithm offers regularity, low complexity and accuracy as well as robustness against global illumination changes. The proposed architecture is able to process incoming frames on-the-fly, therefore requiring a small amount of memory. The maximum frame rate is 15 fps, however the implementation is flexible enough to allow analysis of less frames if required. Processing unit consist of a basic processing element implemented in pipeline fashion and adder tree to produce final results. The architecture was implemented using a XCV800 FPGA. The power consumption of the whole system is 121 mW. © 2005 IEEE.
publication date
Research
keywords
Computational complexity; Computer vision; Electric power utilization; Field programmable gate arrays (FPGA); Real time systems; Sensors; Moving objects; Object detection; Power consumption; Wireless visual sensors; VLSI circuits
Identity
Digital Object Identifier (DOI)
Additional Document Info
start page
end page
volume