Low complexity decimation filter for multi-standard digital receivers
Conference Paper
Overview
Research
Identity
Additional Document Info
View All
Overview
abstract
This paper proposes a reduction in complexity of decimation filter architectures used in multi-standard digital receiver, using IIR filters implemented as a sum of two all-pass filters. The decimation filters are an important block in devices, which want to establish communication using different standards. IIR filters are implemented on specific stages of multistage Pipeline/Interleaving structure, where high order of filters is power consuming and area demanding. Therefore, a major reduction in complexity is obtained. Regularity is an important property of all pass filters, which can be decomposed on first or second order all-pass transfer functions achieving more efficient implementation. The results presented are implemented in Pipeline/Interleaving architectures using specific decimation decomposition proposed previously [2], [3]. Reductions of 36%25, 77%25, and 80%25 are obtained compared with previous works, where basically these implementations are based on linear phase filters. The decimation filter architecture is simulated using Matlab.
All pass filters; All-pass filter; All-pass transfer functions; Decimation filter; Digital receivers; Efficient implementation; High order; Linear phase filters; Low complexity; Multi-standard; Power consuming; Second orders; Electric filters; MATLAB; Signal receivers; Standards; IIR filters