Set-reset flip-flop circuit with a simple output logic
Article
-
- Overview
-
- Research
-
- Identity
-
- Additional Document Info
-
- View All
-
Overview
abstract
-
The equation of the plane (EOP) in analytic geometry is used to build a logic dynamic architecture, i.e., a combination of set-reset flip-flop (SR-FF) and basic logic gates. This is achieved by using two of the variables in the EOP as the input signals of the SR-FF and the remaining variable as the output signal. This theoretical proposal for mixing the SR-FF and the basic logic gates is confirmed experimentally by means of a simple electronic implementation. © Springer Science%2bBusiness Media, LLC 2011.
publication date
published in
Research
keywords
-
Basic logic gates; Bistable multivibrator; Equation of the plane; Set-reset flip-flop Basic logic; Dynamic architecture; Electronic implementations; Equation of the plane; Input signal; Output signal; Set-reset flip-flop; Logic gates; Flip flop circuits
Identity
Digital Object Identifier (DOI)
Additional Document Info
start page
end page
volume
issue